An efficient FPGA implementation of floating point addition | Publicación