Hierarchical gate-level verification of speed-independent circuits | Publicación