Stride permutation networks for array processors | Publicación