A delay model allowing nano-CMOS standard cells statistical simulation at the logic level | Publicación