Interlaced 6T-10T CMOS in-memory computing circuit for low silicon area pipelined DNNs | Publicación