Impact of reducing miss write latencies in multiprocessors with two level cache | Publicación