Hybrid Hardening Approach for a Fault-Tolerant RISC-V System-on-Chip | Publicación