Leveraging SYCL for Heterogeneous cDTW Computation on CPU, GPU, and FPGA | Publicación