Electrical model of the floating gate defect in CMOS ICs: implications on I/sub DDQ/ testing | Publicación