Accurately Simulating the Effects of Faults in VHDL Models Described at the Implementation-Level | Publicación