Detailed Analysis on the Micro-Architecture and Integration of Bit Manipulation Extensions in the SweRV EH1 Core of a RISC-V Processor and its Functional Verification | Publicación