A Petri Net approach for the analysis of VHDL descriptions | Publicación