Hardware design of a high-precision and fault-tolerant clock subsystem for CAN networks | Publicación