Proof theory and a validation condition generator for VHDL | Publicación