Parallel Memory Architecture for Arbitrary Stride Accesses | Publicación