Design of a Karatsuba Multiplier to Accelerate Digital Signature Schemes on Embedded Systems | Publicación