Transformation of timing diagram specifications into VHDL code | Publicación