Modulo scheduling with integrated register spilling for clustered VLIW architectures | Publicación