Optimizing the Implementation of SEC–DAEC Codes in FPGAs | Publicación