Logical modelling of delay degradation effect in static CMOS gates | Publicación