Simulation of serial RRAM cell based on a Verilog-A compact model | Publicación