Parallel-pipelined architecture for 2-D ICT VLSI implementation | Publicación