On the performance of compact thermal models of electronic chip packages in conjugate board level simulation | Publicación