Chip level simulation of the downlink in UTRA-FDD | Publicación