Fault simulation and test generation in combinational circuits using atomic digraphs | Publicación