Parameterised FPGA reconfigurations for efficient test set generation | Publicación