A VLSI approach to the implementation of additive and shunting neural networks | Publicación