Architectural synthesis of high-level analogue VHDL-AMS descriptions using netlist extraction from parse trees | Publicación