Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors | Publicación