Automated Timing Characterization of High-Performance Macroblocks for Latency Insensitive FPGA Designs | Publicación