Single Event Upsets characterization of 65 nm CMOS 6T and 8T SRAM cells for ground level environment | Publicación